

# UV ERASABLE 65536-BIT READ ONLY MEMORY

MBM 2764-20 MBM 2764-25 MBM 2764-30

> January 1984 Edition 4.0

# MOS 8192x8BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 2764 is a high speed 65,536-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin Dual-In-Line package and a 32-pad Leadless-Chip-Carrier with a transparent lid are used to package the MBM 2764. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 2764 is fabricated using N-MOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8192 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- 8192 words x 8 bits organization, fully decoded
- Simple programming requirements
- Single location programming
- Programmable utilizing the Quick Pro<sup>TM</sup> Algorithm
- Programs with one 50ms or 1ms oulse
- Low power requirement

Active : 788mW (550mW) Standby : 184mW (193mW)

(Value in parentheses is for "AB" version.)

· No clocks required (fully static op-

- eration
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Fast access time:

200ns max. (MBM 2764-20) 250ns max. (MBM 2764-25) 300ns max. (MBM 2764-30)


- Single +5V operation
- Standard 28-pin DIP package and 32-pad LCC
- Interchangeable with Intel 2764


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature	T <sub>STG</sub>	-65 to +125	°C
All Inputs/Outputs Voltage with Respect to GND	V <sub>IN</sub> , V <sub>OUT</sub>	-0.6 to +7	v
V <sub>PP</sub> Voltage with Respect to GND	V <sub>PP</sub>	-0.6 to +22	V
Supply Voltage with Respect to GND	V <sub>cc</sub>	-0.6 to +7	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restriced to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Quick Pro<sup>TM</sup> is a trademark of FUJITSU LIMITED





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



# CAPACITANCE (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	CIN	-	4	6	рF
Output Capacitance (V <sub>OUT</sub> = 0V)	Соит	-	8	12	рF

# **FUNCTIONS AND PIN CONNECTIONS**

Function (Pin No.) Mode	Address Input (2~10, 23~25, 21)	Data I/O (11~13, 15~19)	CE (20)	ŌĒ (22)	PGM (27)	V <sub>CC</sub> (28)	V <sub>PP</sub> (1)	GND (14)	
Read	A <sub>IN</sub>	Dout	VIL	VIL	VIH	V <sub>cc</sub>	Vcc	GND	
Output Disable	Don't Care	High-Z	.,	V <sub>IH</sub>	Don't Care				
Output Disable Don't Care	Don't Care	High-Z	VIL	Don't Care	VIL	Vcc	V <sub>CC</sub>	GND	
Standby	Don't Care	High-Z	$V_{IH}$	Don't Care	Don't Care	V <sub>cc</sub>	Vcc	GND	
Program	A <sub>IN</sub>	D <sub>IN</sub>	VIL	V <sub>IH</sub>	VIL	V <sub>cc</sub>	V <sub>PP</sub>	GND	
Program Verify	A <sub>IN</sub>	Dout	V,L	VIL	VIH	V <sub>cc</sub>	V <sub>PP</sub>	GND	
Program Inhibit	Don't Care	High-Z	V <sub>IH</sub>	Don't Care	Don't Care	V <sub>cc</sub>	V <sub>PP</sub>	GND	

# RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V <sub>CC</sub> Supply Voltage*1	V <sub>cc</sub>	4.75 (4.5)*2	5.0	5.25 (5.5)*2	٧
V <sub>PP</sub> Supply Voltage	V <sub>PP</sub>	V <sub>CC</sub> -0.6	-	V <sub>cc</sub> + 0.6	٧
Input High Voltage	V <sub>1H</sub>	2.0	_	V <sub>cc</sub> + 1	٧
Input Low Voltage	V <sub>IL</sub>	-0.1	_	0.8	٧
Operating Temperature	TA	0		70	°c

\*1 V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>.
\*2 Value in parentheses is for "AB" version.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V <sub>IN</sub> = 5.25V)*1	ILI			10	μΑ
Output Leakage Current (V <sub>OUT</sub> = 5.25V)*1	I <sub>LO</sub>			10	μА
V <sub>CC</sub> Standby Current (CE = V <sub>IH</sub> )	I <sub>CC1</sub>			35	mA
V <sub>CC</sub> Supply Current (CE = V <sub>IL</sub> )	I <sub>CC2</sub>			150 (100)*2	mA
$V_{PP}$ Supply Current ( $V_{PP} = V_{CC} \pm 0.6V$ )	I <sub>PP</sub>			15	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	VoL			0.45	٧
Output High Voltage (I <sub>OH</sub> = -400μA)	V <sub>OH</sub>	2.4			V

Note: \*1 V<sub>IN</sub> and V<sub>OUT</sub> voltage for "AB" parts is 5.5V. \*2 Value in parentheses is for "AB" version.



Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:

≤ 20ns

Timing Measurement Reference Levels: 1.0V and 2.0V for inputs

0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C<sub>L</sub> = 100pF



# **AC CHARACTERISTICS**


(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	MBM 2764-20		MBM 2764-25			MBM 2764-30				
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	-¹ Unit
Address Access Time*1	t <sub>ACC</sub>			200			250			300	ns
CE to Output Delay	t <sub>CE</sub>			200			250			300	ns
OE to Output Delay*1	toE	10		70	10		100	10		120	ns
Address to Output Hold	t <sub>OH</sub>	0			0			0			ns
Output Enable High to Output Float*2	t <sub>DF</sub>	0		60	0		60	0		105	ns


Notes:


- \*1  $\overline{OE}$  may be delayed up to  $t_{ACC} t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .
  \*2  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.


Output Float is defined as the point where data is no longer driven.





# **CHARACTERISTICS CURVES**



















# **CHARACTERISTICS CURVES (continued)**














5-8

## PROGRAMMING/ERASING INFORMATION

#### MEMORY CELL DESCRIPTION


The MBM 2764 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 15). The top gate is connected to the row decorder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 16). In the initial state, the cell has a low threshold (VTH1) which will enable the transistor be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V<sub>TH0</sub>), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V<sub>THS</sub>), as indicated by the dotted line in Fig. 16.


#### PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 2764 has all 65.536 bits in the '1", or high, state. "O's" are loaded into the MBM 2764 through the procedure of programming.

#### Normal Programming

The programming mode is entered when +21V is applied to the V<sub>PP</sub> pin and CE and PGM are both at VIL. During programming,  $\overline{CE}$  is kept at  $V_{1\perp}$ . A  $0.1\mu F$ capacitor between  $V_{PP}$  and  $\mbox{GND}$  is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins, 8 bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL





low-level pulse is applied to the PGM input to accomplish the programming. The procedure can be done manually. address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

#### Quick Programming

In addition to the standard 50 msec pulse width programming procedure, the MBM 2764 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM The algorithm (shown Fig. 17) untilizes a sequence of ONE millisecond pulse to program each location.

The programming mode is entered when

+21V and +6V are applied to the  $V_{PP}$ pin and V<sub>CC</sub> pin respectively, and PGM and OE are V<sub>IH</sub>. During programming,  $\overline{CE}$  is kept at  $V_{1L}$ . A  $0.1\mu F$  capacitor between  $V_{PP}$  and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit pattern are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 msec, TTL low-level pulse is applied to the PGM pin and after that additional pulse is applied to the PGM pin to accomplish the programming.

Procedure of Quick ProTM (Refer to Fig.

1) Input the start address (Address=G) 2) Set the  $V_{CC}$  = 6V and  $V_{PP}$  = 21V

# PROGRAMMING/ERASING INFORMATION (continued)

- 3) Data input.
- Compare the input data. If data are FF, jump to the 11). If data are not FF, proceed the next step.
- 5) Set the number of programming pulse to 0. (X=0)
- Apply ONE programming pulse to PGM pin (t<sub>PW</sub> =1 ms Typ.).
- Count the programming pulse (X=X+1)
- Compare the number of programming pulse. If X=20, jump to the 10). If X<20, proceed the next step.
- Verify the data. If programmed data are the same as input data, proceed the next step. If programming data are not the same as input data, repeat the 6) thru 8).
- Apply the additional programming pulse to the PGM pin (1 ms x X or X ms x 1).
- Compare the address, If the programmed address is end address,

proceed the next step.

- If the programmed address is not end address, proceed from step 3) for next address (G+1).
- 12) Verify the data. If programmed data are not the same as input data, the part is no good. If programmed data are the same as input data, programming is end.


All that is required is that one 1 msec program pulse be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 1.05 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 2764 to an ultraviolet light source. A dosage of 15 W-seconds/cm<sup>2</sup> is required to completely erase an

MBM 2764. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000µW/cm² for 15 to 20 minutes. The MBM 2764 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 2764 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 2764, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.



# 1. Nomal Programming

DC CHARACTERISTICS (T<sub>A</sub> = 25±5°C, V<sub>CC</sub> = 5V±5%, V<sub>PP</sub> = 21±0.5V)

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIN = 5.25V/0.45V)	ILI			10	μΑ
V <sub>PP</sub> Supply Current During Programming Pulse (CE = PGM = V <sub>IL</sub> )	I <sub>PP</sub>			30	mA
V <sub>CC</sub> Supply Current	Icc			150 *3 (100) *3	mA
Input Low Level	VIL	-0.1		8.0	V
Input High Level	VIH	2.0		V <sub>cc</sub> +1	٧
Output Low Voltage During Verify (I <sub>OL</sub> = 2.1mA)	VoL			0.45	V
Output High Voltage During Verify (I <sub>OH</sub> = -400μA)	V <sub>OH</sub>	2.4			V

 $V_{CC}$  must be applied either coincidently or before  $V_{PP}$  and removed either coincidently or after  $V_{PP}$ .  $V_{PP}$  must not be greater than 22 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining  $V_{PP} = 21$  volts. Also, during  $\overline{CE} = \overline{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from  $V_{PP}$  to 21 volts or viscourses. from V<sub>CC</sub> to 21 volts or vise-versa.

\*3 Value in parentheses is for "AB" version.

# AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t <sub>AS</sub>	2			μs
Chip Enable Setup Time	t <sub>CES</sub>	2			μs
Output Enable	toes	2			μs
Data Setup Time	t <sub>DS</sub>	2			μs
Address Hold Time	t <sub>AH</sub>	0			μs
Data Hold Time	t <sub>DH</sub>	2			μs
Output Enable to Output Float Delay	tor	0		130	ns
Data Valid from Output Enable	toE			150	ns
V <sub>PP</sub> Setup Time	t <sub>vs</sub>	2			μs
PGM Pulse Width	tew	45	50	55	ms



# PROGRAMMING/ERASING INFORMATION (continued)

#### 2. Quick Programming

### DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 21V\pm0.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IN</sub> = 6.25V/0.45V)	I <sub>L1</sub>			10	μΑ
$V_{PP}$ Supply Current During Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ )	I <sub>PP</sub>			30	mA
V <sub>CC</sub> Supply Current	Icc			150 (100)*3	mA
Input Low Level	VIL	0.1		0.8	V
Input High Level	V <sub>IH</sub>	2.0		V <sub>CC</sub> +1	V
Output Low Voltage During Verfify (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>			0.45	V
Output High Voltage During Verify (I <sub>OH</sub> = -400μA)	V <sub>oh</sub>	2.4			V

Note: \*1 V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either concidently or after V<sub>PP</sub>.


\*1 V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.
 \*2 V<sub>PP</sub> must not be greater than 22 volts including overshoot. Permanent device damage may occurring the device is taken out or put into socket remaining V<sub>PP</sub> = 21 volts. Also, during CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from V<sub>IL</sub> to V<sub>PP</sub> volts or vise-versa.
 \*3 Value in parentheses is for "AB" version.

#### AC CHARACTERISTICS


 $(T_A = 25\pm 5^{\circ}C, V_{CC} = 6V\pm 0.25V, V_{PP} = 21V\pm 0.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tAS	2			μs
Chip Enable Setup Time	t <sub>CES</sub>	2			μs
Output Enable Setup Time	toes*	2			μs
Data Setup Time	t <sub>DS</sub>	2			μs
Address Hold Time	t <sub>AH</sub>	0			μς
Data Hold Time	t <sub>DH</sub> *	2			μs
Output Enable to Output Float Delay	t <sub>DF</sub>	0		130	ns
Data Valid from Output Enable	t <sub>OE</sub>			150	ns
V <sub>PP</sub> Setup Time	t <sub>VS</sub>	2			μs
PGM Pulse Width	t <sub>PW</sub>	0.95	1	1.05	ms

<sup>\*</sup>  $t_{DH}$  +  $t_{QES} \ge 50 \mu s$ 



# PACKAGE DIMENSIONS



4