


TRIPLE GATE


DUAL 4-INPUT "NAND" GATE
2-INPUT "NOR/OR" GATE
8-INPUT "AND/NAND" GATE

The MC14501UB is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. Additional characteristics can be found on the Family Data Sheet.


- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648



D SUFFIX
SOIC
CASE 751B

ORDERING INFORMATION

MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBD SOIC


T_A - 55° to 125°C for all packages.

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})


Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: 7.0 mW/°C From 65°C To 125°C
Ceramic "L" Packages: 12 mW/°C From 100°C To 125°C

CIRCUIT SCHEMATIC


Numbers in parenthesis are for second 4 input gate

LOGIC DIAGRAM
(POSITIVE LOGIC)


Use Dotted Connection Externally to Obtain 8-Input AND/NAND

Note Pin 14 must not be used as an input to the inverter.

MC14501UB

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	- 55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
V _{in} = 0 or V _{DD}	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V _O = 3.6 or 1.4 Vdc) (V _O = 7.2 or 2.8 Vdc) (V _O = 11.5 or 3.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.4	Vdc
		10	—	3.0	—	4.50	3.0	—	2.9	
		15	—	3.75	—	6.75	3.75	—	3.6	
	V _{IH}	5.0	3.6	—	3.5	2.75	—	3.5	—	Vdc
		10	7.1	—	7.0	5.50	—	7.0	—	
		15	11.4	—	11.25	8.25	—	11	—	
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) NAND* (V _{OH} = 13.5 Vdc) (V _{OH} = 2.5 Vdc) NOR (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OH} = 2.5 Vdc) NOR- (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) Inverter (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) NAND* (V _{OL} = 1.5 Vdc) (V _{OL} = 0.4 Vdc) NOR (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) (V _{OL} = 0.4 Vdc) NOR- (V _{OL} = 0.5 Vdc) Inverter (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-1.2	—	-1.0	-1.7	—	-0.7	—	mAdc
		5.0	-0.25	—	-0.2	-0.36	—	-0.14	—	
		10	-0.62	—	-0.5	-0.9	—	-0.35	—	
		15	-1.8	—	-1.5	-3.5	—	-1.1	—	
		5.0	-2.1	—	-1.75	-3.0	—	-1.22	—	mAdc
		5.0	-0.42	—	-0.35	-0.63	—	-0.24	—	
		10	-1.06	—	-0.88	-1.58	—	-0.62	—	
		15	-3.1	—	-2.63	-6.12	—	-1.84	—	
		5.0	-3.6	—	-3.0	-5.1	—	-2.1	—	mAdc
		5.0	-0.72	—	-0.6	-1.08	—	-0.42	—	
		10	-1.8	—	-1.5	-2.7	—	-1.05	—	
		15	-5.4	—	-4.5	-10.5	—	-3.15	—	
	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
		5.0	0.92	—	0.77	1.32	—	0.54	—	mAdc
		10	2.34	—	1.95	3.37	—	1.36	—	
		15	6.12	—	5.1	13.2	—	3.57	—	
		5.0	1.54	—	1.28	2.2	—	0.90	—	mAdc
		10	3.90	—	3.25	5.63	—	2.27	—	
		15	10.2	—	8.5	22	—	5.95	—	
		15	—	—	—	—	—	—	—	
Input Current	I _{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I _{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
		10	—	0.5	—	0.0010	0.5	—	15	
		15	—	1.0	—	0.0015	1.0	—	30	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0 10 15	I _T = (1.2 μA/kHz) f + I _{DD} I _T = (2.4 μA/kHz) f + I _{DD} I _T = (3.6 μA/kHz) f + I _{DD}							μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V/k$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.

MC14501UB

SWITCHING CHARACTERISTICS** (C_L = 50 pF, T_A = 25°C)


Characteristic		Figure	Symbol	V _{DD}	Typ #	Max	Unit
Output Rise Time t _{TLH} = (3.0 ns/pF) C _L + 30 ns t _{TLH} = (1.5 ns/pF) C _L + 15 ns t _{TLH} = (1.1 ns/pF) C _L + 10 ns	NAND, NOR	2, 3	t _{TLH}	5.0 10 15	180 90 65	360 180 130	ns
Output Fall Time t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	NAND, NOR	2, 3	t _{THL}	5.0 10 15	100 50 40	200 100 80	ns
Output Rise Time t _{TLH} = (1.35 ns/pF) C _L + 32.5 ns t _{TLH} = (0.60 ns/pF) C _L + 20 ns t _{TLH} = (0.40 ns/pF) C _L + 17 ns	NOR-Inverter	3	t _{TLH}	5.0 10 15	100 50 40	200 100 80	ns
Output Fall Time t _{THL} = (0.67 ns/pF) C _L + 26.5 ns t _{THL} = (0.45 ns/pF) C _L + 17.5 ns t _{THL} = (0.37 ns/pF) C _L + 11.5 ns	NOR-Inverter	3	t _{THL}	5.0 10 15	60 40 30	120 80 60	ns
Propagation Delay Time t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 45 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 37 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 25 ns	NAND	2	t _{PLH} , t _{PHL}	5.0 10 15	130 70 50	260 140 100	ns
t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 30 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 32 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 20 ns	NOR	3	t _{PLH} , t _{PHL}	5.0 10 15	115 65 45	230 130 90	ns
t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 45 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 37 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 25 ns	NOR-Inverter	3	t _{PLH} , t _{PHL}	5.0 10 15	130 70 50	260 140 100	ns

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range V_{SS} ≤ (V_{IN} or V_{OUT}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.


FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM



PIN ASSIGNMENT

1	In 1A	VDD	16
2	In 2A	OutB	15
3	In 3A	OutB	14
4	In 4A	OutA	13
5	In 1C	In 2B	12
6	In 2C	In 1B	11
7	In 3C	OutC	10
8	VSS	In 4C	9

FIGURE 2 – 4-INPUT "NAND" GATE SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



6

FIGURE 3 – "NOR" GATE and "NOR-INVERTER" SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

