



**MOTOROLA**

**MC14501UB**

**TRIPLE GATE**

DUAL 4 INPUT "NAND" GATE  
2 INPUT "NOR/OR" GATE  
8 INPUT "AND/NAND" GATE

The MC14501UB is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. Additional characteristics can be found on the Family Data Sheet.


- Diode Protection on All Inputs
- Supply Voltage Range  $\pm$  3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range

**MAXIMUM RATINGS\*** (Voltages Referenced to  $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	-0.5 to +18.0	V
$V_{in}, V_{out}$	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient), per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package†	500	mW
$T_{stg}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" and D/DW Packages: -7.0 mW/°C From 65°C To 125°C  
Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648



D SUFFIX  
SOIC  
CASE 751B


**ORDERING INFORMATION**

MC14XXXBCP Plastic  
MC14XXXBCL Ceramic  
MC14XXXBD SOIC

$T_A = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  for all packages.

**6**

**LOGIC DIAGRAM  
(POSITIVE LOGIC)**



Use Dotted Connection Externally to Obtain 8 Input AND/NAND

Note Pin 14 must not be used as an input to the inverter.

# MC14501UB

6

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C			125°C		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
		10	—	0.05	—	0	0.05	—	0.05	Vdc	
		15	—	0.05	—	0	0.05	—	0.05	Vdc	
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc	
		10	9.95	—	9.95	10	—	9.95	—	Vdc	
		15	14.95	—	14.95	15	—	14.95	—	Vdc	
Input Voltage (V <sub>O</sub> = 3.6 or 1.4 Vdc) (V <sub>O</sub> = 7.2 or 2.8 Vdc) (V <sub>O</sub> = 11.5 or 3.5 Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.4	Vdc	
		10	—	3.0	—	4.50	3.0	—	2.9	Vdc	
		15	—	3.75	—	6.75	3.75	—	3.6	Vdc	
	V <sub>IH</sub>	5.0	3.6	—	3.5	2.75	—	3.5	—	Vdc	
		10	7.1	—	7.0	5.50	—	7.0	—	Vdc	
		15	11.4	—	11.25	8.25	—	11	—	Vdc	
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) Source (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) NAND* (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OH</sub> = 2.5 Vdc) NOR (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OH</sub> = 2.5 Vdc) NOR- (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) Sink (V <sub>OL</sub> = 0.5 Vdc) NAND* (V <sub>OL</sub> = 1.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) NOR (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) NOR- (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	I <sub>OH</sub>	5.0	-1.2	—	-1.0	-1.7	—	-0.7	—	mAdc	
		5.0	-0.25	—	-0.2	-0.36	—	-0.14	—	mAdc	
		10	-0.62	—	-0.5	-0.9	—	-0.35	—	mAdc	
		15	-1.8	—	-1.5	-3.5	—	-1.1	—	mAdc	
		5.0	-2.1	—	-1.75	-3.0	—	-1.22	—	mAdc	
		5.0	-0.42	—	-0.35	-0.63	—	-0.24	—	mAdc	
	I <sub>OL</sub>	10	-1.06	—	-0.88	-1.58	—	-0.62	—	mAdc	
		15	-3.1	—	-2.63	-6.12	—	-1.84	—	mAdc	
		5.0	-3.6	—	-3.0	-5.1	—	-2.1	—	mAdc	
		5.0	-0.72	—	-0.6	-1.08	—	-0.42	—	mAdc	
		10	-1.8	—	-1.5	-2.7	—	-1.05	—	mAdc	
		15	-5.4	—	-4.5	-10.5	—	-3.15	—	mAdc	
	I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc	
		10	1.6	—	1.3	2.25	—	0.9	—	mAdc	
		15	4.2	—	3.4	8.8	—	2.4	—	mAdc	
		5.0	0.92	—	0.77	1.32	—	0.54	—	mAdc	
		10	2.34	—	1.95	3.37	—	1.36	—	mAdc	
		15	6.12	—	5.1	13.2	—	3.57	—	mAdc	
	Input Current	5.0	1.54	—	1.28	2.2	—	0.90	—	mAdc	
		10	3.90	—	3.25	5.63	—	2.27	—	mAdc	
		15	10.2	—	8.5	22	—	5.95	—	mAdc	
	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc	
	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF	
	Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
	—	10	—	0.5	—	—	0.0010	0.5	—	15	μAdc
	—	15	—	1.0	—	—	0.0015	1.0	—	30	μAdc
Total Supply Current**†	I <sub>T</sub>	5.0	I <sub>T</sub> = (1.2 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (2.4 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (3.6 μA/kHz) f + I <sub>DD</sub>						—	μAdc	

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.004.

# MC14501UB

**SWITCHING CHARACTERISTICS\*\*** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Characteristic	Figure	Symbol	V <sub>DD</sub>	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	NAND, NOR 2, 3	$t_{TLH}$	5.0 10 15	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	NAND, NOR 2, 3	$t_{THL}$	5.0 10 15	100 50 40	200 100 80	ns
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 32.5 \text{ ns}$ $t_{TLH} = (0.65 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 17 \text{ ns}$	NOR-Inverter 3	$t_{TLH}$	5.0 10 15	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (0.67 \text{ ns/pF}) C_L + 26.5 \text{ ns}$ $t_{THL} = (0.45 \text{ ns/pF}) C_L + 17.5 \text{ ns}$ $t_{THL} = (0.37 \text{ ns/pF}) C_L + 11.5 \text{ ns}$	NOR-Inverter 3	$t_{THL}$	5.0 10 15	60 40 30	120 80 60	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 45 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 37 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 32 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 45 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 37 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	NAND 2 NOR 3 NOR-Inverter 3	$t_{PLH}, t_{PHL}$	50 10 15 50 10 15 50 10 15	130 70 50 115 65 45 130 70 50	260 140 100 230 130 90 260 140 100	ns ns ns

\*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

# MC14501UB

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 2 – 4 INPUT "NAND" GATE SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



6

FIGURE 3 – "NOR" GATE and "NOR-Inverter" SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

