

Document No.	853-0129
ECN No.	86487
Date of Issue	November 11, 1986
Status	Product Specification
Memory Products	

82S147 / 82S147A

4K-bit TTL bipolar PROM

DESCRIPTION

The 82S147 and 82S147A are field-programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The standard devices are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

The 82S147 and 82S147A include on-chip decoding and one Chip Enable input for ease of memory expansion, and feature 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.

The 82S147 and 82S147A devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.


FEATURES

- Address access time:
 - N82S147: 60ns max
 - N82S147A: 45ns max
- Power dissipation: 625mW/bit typ
- Input loading: $-100\mu\text{A}$ max
- One Chip Enable input
- On-chip address decoding
- No separate fusing pins
- Fully TTL compatible
- Outputs: 3-State
- Unprogrammed outputs are Low level


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATIONS



BLOCK DIAGRAM




4K-bit TTL bipolar PROM (512 × 8)**82S147 / 82S147A****AC ELECTRICAL CHARACTERISTICS** $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_{\text{amb}} \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

SYMBOL	PARAMETER	TO	FROM	N82S147			N82S147A			UNIT
				Min	Typ ¹	Max	Min	Typ ¹	Max	
Access time ²										
t _{AA}		Output	Address		45	60		40	45	ns
t _{CE}		Output	Chip Enable		20	35		20	30	ns
Disable time ³										
t _{CD}		Output	Chip Disable		20	35		20	30	ns

NOTES:

1. Typical values are at $V_{\text{CC}} = 5\text{V}$, $T_{\text{amb}} = +25^\circ\text{C}$.
2. Tested at an address cycle time of $1\mu\text{s}$.
3. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$, $C_L = 5\text{pF}$.

TEST LOAD CIRCUIT**VOLTAGE WAVEFORMS**